This is a high-speed internal memory which is on-chip memory. In CMP ( Chip Multi-core Processor), each core will have its own SPM.
Each core will use its own SPM to store temporary data for latter use in order to improve the performance in term of speed and power consumption. Moreover, the cores can access SPM of each other ( remote SPM ). Remote SPM and local SPM access time are usually less than main memory access time.
The SPMs on CMP can be simply schemed as below:
No comments:
Post a Comment